ABSTRACT We demonstrated an effective approach to suppress conductive filament (CF) overgrowth through the introduction of a AgInSbTe (AIST) buffer layer into amorphous carbon-based electrochemical metallization memory devices. The overshoot current (I OS ) was monitored in real-time for the devices with and without the AIST layer. Our results indicates that the I OS was eliminated after insertion of the buffer layer. The effect of the AIST layer on CF overgrowth suppression could be attributed to the lower V SET and capacity to hold excess Ag-ions. The optimized Pt/a-C/AIST/Ag devices exhibited highly uniform switching parameters, fast switching speed (<50 ns) and excellent cycling endurance (5×10 6 cycles).
I. INTRODUCTION
Electrochemical metallization (ECM) memory is considered to be a promising candidate for next generation non-volatile memory owing to its numerous advantages, such as low power consumption, fast switching speed and high-density capacity [1] - [5] . It is widely accepted that resistive switching (RS) of ECM devices is achieved via the formation and rupture of conductive filaments (CFs) [6] - [11] . However, the RS parameters of ECM memory devices generally suffer from severe reliability issues, such as switching fluctuation and low cycling endurance, owing to the uncontrollable microstructure of CFs; these issues must be addressed before any practical applications of the devices [12] - [14] . CFs overgrowth can occur during switching cycles, and this is a critical issue that negatively affects switching reliability [15] , [16] . This phenomenon can aggravate the RS variation and cycling degradation in resistive switching memory devices owing to uncomplete rupture of overgrown CFs [15] . Previous studies have reported that an overshoot current (I OS ) induced by parasitic effects is a main factor contributing to CFs overgrowth [17] - [19] . Although some reports have suggested that a much smaller I OS can be obtained in the case of integrating with resistance or transistor (1T1R), a large I OS at a high SET voltage cannot be fully avoided during cycling measurements [20] - [23] . Therefore, it is still necessary to develop one simple and feasible approach to avoid I OS and CFs overgrowth.
Generally, the parasitic effects became severe under a large SET voltage, which could trigger excess injection of metal ions into RS insulating film. Therefore, reducing the SET voltage or restraining superfluous injection of metal cations could be capable to suppress the CFs overgrowth. Interestingly, Ag metal, which is usually used as active top electrode for ECM device, can be auto-ionized in selenides materials due to the low activation energy of Ag oxidation [24] . In addition, the selenides materials can also accommodate abundant Ag cations without changing its conductance too much. Thus, using the selenides as one buffer layer between Ag electrode and insulating film may help to reduce operation voltages and avoid excess injection of Ag cations.
Carbon materials have attracted many attentions due to their excellent performance, abundant resources and eco-friendly characteristic. In particular, amorphous carbon (a-C) material, possessing high dielectric constant, high stability, suitable metal-ion diffusivity and CMOS technology compatibility, has also been extensively studied in ECM devices [25] - [28] . In this work, amorphous carbon (a-C) has been applied as the dielectric layer, and the AgInSbTe (AIST) film, one of the typical selenides materials, was selected as the buffer layer between the top electrode (Ag) and the a-C layer to suppress the CFs overgrowth. Our experimental data verified that the I OS and CFs overgrowth were effectively suppressed during the switching process. An ECM device with an AIST layer featured highly uniform and reliable switching, including a low operation voltage (∼0.17 V), fast switching speed (<50 ns), and high cycling endurance (>5×10 6 ).
II. EXPERIMENTAL DETAIL
Two ECM devices with the structures Pt/a-C/Ag and Pt/a-C/AIST/Ag were fabricated in this work, as shown in Fig. 1 (a) and (b) . Depositions of the a-C thin film and AIST buffer layer were performed by RF magnetron sputtering of graphite and AIST (Ag:In:Sb:Te = 1:1:1:1) targets at room temperature. The thickness of carbon layer for these two sets of devices are the same (20 nm), and that of AIST buffer layer is 15 nm. The growth of the above films was both performed under an Ar atmosphere at 1 Pa. Finally, the active metal Ag, with a thickness of 50 nm, was thermally evaporated and patterned with a diameter of 200 µm with the use of a shadow mask. The RS characteristics of devices were measured by a Keithley 2636A source meter, Tektronix AWG5012C arbitrary waveform generator and Keysight DSOS404A digital storage oscilloscope. Fig. 1(c) and (d) show the current-voltage (I-V) curves of the forming and cycling processes of the Pt/a-C/Ag and Pt/a-C/AIST/Ag cells. The forming process is required to initialize the RS operation in both devices (red lines). However, the Pt/a-C/Ag device clearly required a higher forming voltage (1.7 V) than that of the Pt/a-C/AIST/Ag device (0.4 V). After the forming process, typical bipolar RS behavior was observed in both devices, in which positive/negative bias induced transitions from a high resistance state (HRS) to a low resistance state (LRS) at certain SET/RESET voltages (V SET /V RESET ). Notably, better uniformity was observed in the RS cycles of the device with the AIST buffer layer, as shown in Fig. 1 which are obviously reduced in contrast with the reference device with the value of 60.3%/42.2%, and 71.1%/31.1%. In addition, the mean value of V SET and the maximum current (I RESET ) during RESET process decreased from 0.5 V and 1.12 mA to 0.17 V and 0.45 mA, suggesting much easier CF formation and rupture after insertion of the AIST layer. In particular, the interesting phenomenon is that the larger thickness of Pt/a-C/AIST/Ag can reduce the forming and SET voltage, which might be related to the switching mechanism, as will be discussed later.
III. RESULTS AND DISCUSSION
To investigate the large RS fluctuation of the Pt/a-C/Ag device and the effects of the AIST buffer layer, Fig. 2(a) shows the measured LRS as a function of V SET of the devices with and without the AIST layer. Two regions can be distinguished in the plot, namely, region A at low V SET and region B at a relatively high V SET . The LRS in region A remained approximately constant under the control of compliance current (I C ); however, the LRS in region B decreased along with V SET owing to the parasitic overshoot [17] . A high V SET led to a relatively short SET time, while the current for the SET transition was supplied by a parasitic capacitance C P ; thus, I OS exceeded I C as indicated by the inset of Fig. 2(a) [18] . Fig. 2 (b) shows a comparison of I-V curves extracted from the data in regions A and B (solid circle). The I-V curves of region B featured a higher V SET owing to a greater HRS, which resulted in a corresponding lower LRS and larger I RESET . These results indicate that CF overgrowth occurs through the effects of I OS in region B. To probe the behavior of I OS , the transient current was monitored in real-time via a series connection to an oscilloscope [19] , as shown in Fig. 3(a) . Fig. 3(b) shows detailed I OS information of the devices with and without the AIST layer under different V SET . As depicted in Fig. 3(b) , I OS values of 1.3 and 3.2 mA were detected for V SET mean value of 0.48 V and maximum value of 1.1 V in the Pt/a-C/Ag device. Notably, these values were apparently greater than I C (500 µA). Hence, the effects of I OS became more serious as V SET increased. By comparison, there was no obvious I OS signal in the measurements of the Pt/a-C/AIST/Ag device under V SET =0.22 V, although this is a mean value, as shown in Fig. 1(e) , indicating suppression of I OS in this device. The I OS data for these two devices were collected for multiple forming and cycling conditions, and analyzed statistically, as shown in Fig. 3(c) and (d) . These results further confirmed that I OS increased for a higher V SET , particularly in the forming process, which typically requires a high V SET . The V SET was obviously reduced by insertion of the AIST layer [ Fig. 1(e) ], and the effects of I OS can be effectively suppressed. The reason of V SET decrease will be discussed in the mechanism section later. Whether the V SET decrease is the only one factor for reducing switching fluctuation? In order to investigate other factors, we further studied the effect of AIST thickness on the RS characteristics, as shown in Fig. 4 . The thickness of a-C film keeps the constant of 20 nm, and the AIST thickness increased from 0 nm to 60 nm. It can be observed that there is no significant change for switching voltages and resistance states as the AIST thickness is only 3 nm, comparing to the device without AIST layer. As the AIST thickness increased to 9 nm, the lower V SET /V RESET with uniform performance appeared [ Fig. 4(a) To observe the variation of instantaneous current more clearly, we replotted the Fig. 3(b) with smaller time scale in Fig. 5 , and the insets were the corresponding I-V curves of SET process. For the reference device [ Fig. 5(a) ], a clearly sharp transition from HRS to LRS with large current overshoot can be observed. Interestingly, the device with AIST layer, one more gradual switching behavior existed after the sharp transition, as shown in Fig. 5(b) . Based on the filamentary model, the sharp transition can be easily attributed to the formation of Ag CFs across a-C layer for these two devices, while the gradual one can be regarded as the excess injection of Ag-ions into AIST layer. Since the inserted AIST layer is one good reservoir of Ag-ions, the excess Ag-ions injection cannot change its resistance too much (experimental data not shown here). Thus, the gradual switching can avoid the influence of excess Ag-ions on the Ag CFs, i.e., suppressing the overgrowth of Ag CFs. The above results also indicate only the thickness of AIST larger than 15 nm can serve as the reservoir to accommodate enough Ag-ions, which could be the reason of persistent fluctuation in 9 nmthick AIST device in Fig. 4 (b) . Thus, both the reduction of operation voltages and the good reservoir of Ag-ions should be the functions of AIST layer. Fig. 6 (a) and (b) illustrate a possible mechanism of CF overgrowth and its suppression in the devices without and with the AIST buffer layer. For the Pt/a-C/Ag device, redox reactions of Ag take place and induce Ag migration into the a-C layer in the SET process [ Fig. 6(a-i) ] [8] . If the SET transition occurs under a small V SET , CFs are formed with normal size and are well controlled by I C [ Fig. 6(a-ii) ]. However, the parasitic effect plays a dominant role in CF formation under a high V SET , as discussed for Fig. 2(a) , resulting in excess Ag migration from the top electrode through a current overshoot leading to CF overgrowth in the a-C layer [ Fig. 6(a-iii) ]. Over many cycles, the irregular and oversized CFs will require a high I RESET to ensure dissolution and there is a high probability of incomplete rupture, which is responsible for the poor switching uniformity, as illustrated in Fig. 6(a-iv) . According to previous reports, the Ag oxidation process (or even auto-ionization) can occur readily in chalcogenides owing to the low activation energy of the process [24] . This is also the reason for chalcogenidebased ECM memory devices having lower switching voltages than those based on other materials [29] , [30] . In the Pt/a-C/AIST/Ag device, both the forming voltage and V SET were clearly reduced after insertion of the AIST layer [ Fig. 1(d) ], which might also be attributed to the smaller activation energy of the AIST/Ag interface than that of a-C/Ag [24] . Therefore, the suppression of CF growth in the Pt/a-C/AIST/Ag device can be explained as follows: (b-i) Ag oxidation occurs at the AIST/Ag interface, and Ag ions VOLUME 6, 2018 717 migrate across the AIST and a-C layers; (b-ii) CF growth (i.e., Ag reduction) starts from the Pt electrode because electrons are injected there, until the CF punches through the a-C layer; (b-iii) both the forming voltage and V SET were clearly reduced after insertion of the AIST layer [ Fig. 1(e) ]. The lower V SET can effectively alleviate the rate of parasitic I OS during the SET transition. Importantly, AIST buffer layer plays the role of a reservoir accommodating excess silver ions, which lead to slight current self-limiting phenomenon. Thus, the CF growth in the AIST layer would not apparently change the LRS of the Pt/a-C/AIST/Ag device, weakening the influence of CF growth; (b-iv) owing to the controllable CF, the RESET switching can be fully realized in a localized region, ensuring excellent switching uniformity. In addition, the low thermal conductivity of the AIST might also reduce Joule heat diffusion in the AIST/a-C interface and help to avoid the risk of a high I RESET [31] . Our result verified that the microstructure of CFs in the a-C layer are formed with normal size and are well controlled and the uniformity of RS parameters has been significantly improved. Besides the switching uniformity, endurance is another critical reliability issue for memory devices. Fig. 7 presents the endurance characteristics of the Pt/a-C/Ag and Pt/a-C/AIST/Ag cells. The resistance change of the device was monitored together and read pulses were applied before and after switching pulses. It was clearly observed that the Pt/a-C/AIST/Ag device exhibited better endurance than the Pt/a-C/Ag device. Fig. 7(a) illustrates a test system for pulse experiments using a 1T1R structure that a peripheral transistor is used to set a compliance current. Here the endurance failure is defined as an HRS/LRS ratio smaller than 5 [12] . As shown in Fig. 7(b) , the HRS decreased with switching cycles increasing in the Pt/a-C/Ag device, resulting in the ratio of HRS/LRS decrease from 100 to 5 over 300 cycles. The endurance failure is clearly attributed to the degradation of HRS, which may be induced by the incomplete rupture of Ag CFs and the horizontal diffusion of Ag ions during cycling [18] . The randomness of Ag CFs aggravated the degradation rate, leading to a rapid failure as obtained in Fig. 7(b) . In comparison, the Pt/a-C/AIST/Ag device demonstrated an extremely high cycle endurance up to ∼5×10 6 cycles [ Fig. 7(c) ]. For carbonbased ECM devices, such high endurances have rarely been reported [8] , [12] , [26] - [28] , [32] . Thus, the insertion of the AIST layer could also improve the device endurance.
The Pt/a-C/AIST/Ag device also features highly reliable performance with high-speed and retention. Fig. 8 shows that a high-speed RS transition can be obtained under the pulse conditions of SET (2 V/40 ns) and RESET (−2 V/40 ns). The retention characteristics of both HRS and LRS are shown in Fig. 9 . Despite the slight fluctuations in the both resistance states, the resistance values still exhibit no obvious 718 VOLUME 6, 2018 degradation over 5×10 4 s without failure, showing good retention characteristics for potential non-volatile storage.
All above results illustrate that the RS characteristics of the Pt/a-C/AIST/Ag memory devices are excellent.
IV. CONCLUSION
In summary, we demonstrated a-C based ECM device with AIST buffer layer, which presents highly uniform and reliable switching. In particular, excellent endurance of up to 5×10 6 cycles was achieved. Through statistical analysis, adjusting the thickness of AIST buffer layer and real-time current monitoring, we verified that the main effects of AIST buffer layer can be attributed to smaller forming/SET voltage and the good reservoir of Ag-ions. The I OS was significantly suppressed during the RS process, thus avoiding CF overgrowth, leading to improved switching reliability. This work provides a universally applicable approach to improve ECM memory performance.
